Search History

(HEAPPLUS, JUSTEC, JAPEN, JUSTECH)

MAY HOLD

=> d 17 1-2 abs,bib

```
L7
      ANSWER 1 OF 2 USPATFULL on STN
AB
         The present invention provides a silicon epitaxial
        wafer having an excellent 15 capability all over the radial direction thereof and a process for manufacturing the same. The present invention is objected to a silicon epitaxial wafer having an excellent gettering capability all over the radial direction thereof, wherein density of excellent gettering capability all over the radial direction thereof, wherein density of excellent process detectable to the interior of process and process growth is
         single crystal
                          substrate after epitaxial growth is support or higher at any position in the radial
         1+10.sup.9/cm
         direction<
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
         2005:102905 USPATFULL
ΑN
ΤI
         Silicon epitaxial wafer and its production method
         Takeno, Hiroshi, Annaka-shi Gunma, JAPAN
IN
PT
         US 2005087830
                                A1
                                       20050428
         US 2003-501672
(AI
                                 A1
                                       20030117 (10)
                                       20030117
         WO 2003-JP345
         JP 2002-16663
                                  20020125
PRAI
         Utility
DT
FS
         APPLICATION
         WENDEROTH, LIND & PONACK, L.L.P., 2033 K STREET N. W., SUITE 800,
LREP
         WASHINGTON, DC, 20006-1021, US
         Number of Claims: 6
CLMN
         Exemplary Claim: 1
ECL
DRWN
         2 Drawing Page(s)
LN.CNT 493
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
        ANSWER 2 OF 2 INPADOC COPYRIGHT 2006 EPO on STN
L7
LEVEL 1
        271912375 INPADOC ED 20050519 EW 200520 UP 20050519 UW 200520
ΑN
        Silicon epitaxial wafer and its production method.
ΤI
ΙN
        TAKENO HIROSHI
        TAKENO HIROSHY
TNS
                                   wand
INA
PA
        TAKENO HIROSH
PAS
        TAKENO HIROSH
PAA
        JΡ
        English
TL
LA
        English
DT
        Patent
        USAA PATENT APPLICATION PUBLICATION (PRE-GRANT)
PIT
                                  AA 20050428
PI
        US 2005087830
        US 2004-501672>
                                      20040716
AT
                                  Α
        JP 2002-16663
                                      20020125
                                                     (EDPR 20030901)
PRAI
                                  Α
        WO 2003-JP345
                                      20030117
                                                     (EDPR 20041111)
=> d 19 1-2 abs,bib
        ANSWER 1 OF 2 INSPEC
                                     (C) 2006 IET on STN
1.9
                                       dN A1994-13-6170T-009; B1994-07-2530F-007
AN
        1994:4679210 INSPEC
        To follow the mass transport during annealing of SIMOX structures four
AB
        <100> single crystal silicon
        wafers were implanted at 6\B0°C with 90 keV or 70 keV 180+
        in order to understand and quantify the effects of the SiO2 capping layer
        on the growing buried SiO2 layer. After implantation
        pieces of the implanted walters were capped with 500-1000 nm natural SiO2
```

```
cap by plasma sputtering, and then annealed at 1360°C for 6 h in a
      quartz silica tube in flowing nitrogen. For the 90 keV wafers (1) 3.5,
      (2) 4.0, and (3) 4.3+1017 180+/cm2 the anneal results in continuous
      oxide layers with some silicon islands and pin holes, and a constant
      number ( 1.8+1017/cm2) of implanted 180 has exchanged with 160
      atoms in the cap. The 180 distributions within the cap for the three
      annealed samples are very similar. The lowest dose (1+1017
      180+/cm2, 70 keV) used for wafer 4 is only about one third of the
      critical dose (\PhicA) required to form a continuous oxide layer after
      implantation and annealing. After the anneal, unlike what was found at
      the higher doses, it is found that all of the implanted 180 has moved to
      the cap, with no buried oxide precipitate layer being
      observed. It is proposed that the diffusional exchange of 160 and 180 is
      thought to be via thermal vacancies. The self-diffusion coefficient of
      180 in the SiO2 cap has been estimated to be between 3.5+10-15 and
      3.4+10-14 cm2/s, at 1360°C
                               DM A1994-13-6170T-009; B1994-07-2530F-007
      1994:4679210 INSPEC
      Oxygen isotopic exchange during the annealing of low energy SIMOX layers
      Yupu Li; Kilner, J.A.; Chater, R.J.; (Dept. of Mater., Imperial Coll. of
      Sci., Technol. & Med., London, UK), Nejim, A.; Hemment, P.L.F.; Marsh,
      C.D.; Booker, G.R.
      Nuclear Instruments & Methods in Physics Research, Section B (Beam
      Interactions with Materials and Atoms) (March 1994), vol.B85, no.1-4, p.
      236-42, 22 refs.
      CODEN: NIMBEU, ISSN: 0168-583X
      Price: 0168-583X/94/$07.00
      Conference: Ion Beam Analysis. Eleventh International Conference on Ion
      Beam Analysis, Balatonfured, Hungary, 5-9 July 1993 Conference; Conference Article; Journal
      Experimental
      Netherlands
      English
      ANSWER 2 OF 2 INPADOC COPYRIGHT 2006 EPO on STN
LEVEL 1
      271912375 INPADOC ED 20050519 EW 200520 UP 20050519 UW 200520
      Silicon epitaxial wafer and its production method.
      TAKENO HIROSHI
      TAKENO HIROSHI
      TAKENO HIROS
      TAKENO HIROS
      JP
      English
      English
      Patent
      USAA PATENT APPLICATION PUBLICATION (PRE-GRANT)
                           AA 20050428
      US 2005087830
      US 2004-501672
                              20040716
                           Α
      JP 2002-16663
                           Α
                              20020125
                                           (EDPR 20030901)
      WO 2003-JP345
                              20030117
                                           (EDPR 20041111)
=> d his
     (FILE 'HOME' ENTERED AT 06:10:52 ON 24 JUL 2006)
     FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2, INPADOC' ENTERED AT
     06:11:25 ON 24 JUL 2006
          78357 S (SI OR SILICON) (8A) (SINGLE(W) CRYSTAL# OR MONO(W) CRYSTAL#)
         178917 S (SI OR SILICON) (8A) (WAFER#)
             40 S (GETTER?) (8A) (RADIAL OR RADIAL(4A) DIRECTION# OR RADIAL(4A) REG
          13683 S (OXIDE(6A) PRECIPITAT?)
```

AΝ ΤI

ΑU

SO

DT TC

CY

LA

L9

AN

TI ΙN

INS

TNA PA

PAS

PAA

TL

LA

DT

PI

AΙ

L1

L2

L3

L4

PRAI

PIT

L1L2

L3 L4

L5

L6

L7

L8

L9 L10

L11

L12

L13

L14

L15

L16

L17

L18

L19

L20

L21

AR

ΑN ΤI

(FILE 'HOME' ENTERED AT 06:10:52 ON 24 JUL 2006) FILE 'HCAPLUS, INSPEC, JAPIO, USPATFULL, USPAT2, INPADOC' ENTERED AT 06:11:25 ON 24 JUL 2006 78357 S (SI OR SÍLICON) (8A) (SINGLE(W) CRYSTAL# OR MONO(W) CRYSTAL#) 178917 S (SI OR SILICON) (8A) (WAFER#) 40 S (GETTER?) (8A) (RADIAL OR RADIAL(4A) DIRECTION# OR RADIAL(4A) REG 13683 S (OXIDE(6A) PRECIPITAT?) 191 S (DETECT? OR FIND? OR DISCOVER?) (10A) (INTERIOR(8A) CRYSTAL# OR 74057 S (AFTER?) (10A) (GROW? OR EPITAX? (8A) GROW?) 2 S L1 AND L2 AND L4 AND L5 272 S L1 AND L2 AND L4 2 S L1 AND L2 AND L4 AND L6 2 S L2 AND L3 2 S L2 AND L4 AND L5 53028 S (DOP?) (8A) (BORON) 10824 S L2 AND L12 6440973 S (HEAT? OR ANNEAL?) 38182 S (OXIDIZ? (8A) ATMOSPHERE) 27332 S (STACKING(8A) FAULT#) 15 S L2 AND L4 AND L12 AND L14 AND L15 AND L16 1 S L5 AND L17 => s 16 and 117 0 L6 AND L17 => s (getter?) 35264 (GETTER?) => s 117 and 120 15 L17 AND L20 => d 121 1-15 abs,bib L21 ANSWER 1 OF 15 USPATFULL on STN The present invention is directed to a process for producing a silicon on insulator (SOI) structure having intrinsic gettering, wherein a silicon substrate is subjected to an ideal precipitating wafer heat treatment which enables the substrate, during the heat treatment cycles of essentially any arbitrary electronic device manufacturing process to form an ideal, non-uniform depth distribution of oxygen precipitates, and wherein a dielectric layer is formed beneath the surface of the wafer by implanting oxygen or nitrogen ions, or molecular oxygen, beneath the surface and annealing the wafer. Additionally, the silicon wafer may initially include an epitaxial layer, or an epitaxial layer may be deposited on the substrate during the process of the present invention. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2005:293125 USPATFULL Process for producing silicon on insulator structure having intrinsic gettering by ion implantation Falster, Robert J., London, UNITED KINGDOM Libbert, Jeffrey L., O'Fallon, MO, UNITED STATES

IN PA MEMC Electronic Materials, Inc., St. Peters, MO, UNITED STATES, 63376 (non-U.S. corporation) US 2005255671 PΙ A1 20051117 US 7071080 B2 20060704 ΑI US 2005-174908 A1 20050705 (11) Division of Ser. No. US 2002-177444, filed on 21 Jun 2002, GRANTED, Pat. RLI

```
No. US 6930375
         US 2001-337623P
                                 20011205 (60)
PRAI
         US 2001-300208P
                                 20010622 (60)
DT
         Utility
        APPLICATION
FS
         SENNIGER POWERS LEAVITT AND ROEDEL, ONE METROPOLITAN SQUARE, 16TH FLOOR,
LREP
         ST LOUIS, MO, 63102, US
        Number of Claims: 42
CLMN
ECL
         Exemplary Claim: 1
DRWN
         12 Drawing Page(s)
LN.CNT 2106
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 2 OF 15 USPATFULL on STN
AΒ
         The present invention provides a silicon epitaxial
         wafer having an excellent IG capability all over the radial
         direction thereof and a process for manufacturing the same. The present
        invention is directed to a silicon epitaxial wafer having an excellent gestoring capability all over the radial direction thereof wherein density of oxide precipitates detectable in the interior of a silicon single crystal substrate after epitaxial growth is 1+10.sup.9/cm.sup.3 or higher at any position in the radial direction.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
         2005:102905 USPATFULL
ΑN
         Silicon epitaxial wafer and its production method
ΤI
         Takeno, Hiroshi, Annaka-shi Gunma, JAPAN
IN
         US 2005087830
                                     20050428
PΤ
                               Α1
      US 2003-501672
                                      20030117 (10)
                               Α1
ŒΙ
         WO 2003-JP345
                                      20030117
         JP 2002-16663
PRAI
                                 20020125
DΤ
         Utility
FS
         APPLICATION
         WENDEROTH, LIND & PONACK, L.L.P., 2033 K STREET N. W., SUITE 800,
LREP
         WASHINGTON, DC, 20006-1021, US
         Number of Claims: 6
CLMN
ECL
         Exemplary Claim: 1
         2 Drawing Page(s)
DRWN
LN.CNT 493
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 3 OF 15 USPATFULL on STN

AB There are provided silicon single crystal, silicon
         wafer, and epitaxial wafer having a sufficient
         gettering effect suitable for a large-scale integrated device.
         The silicon single crystal which is suitable for an epitaxial
         wafer is grown with nitrogen doping at a concentration of
         1+10.sup.13 atoms/cm.sup.3 or more, or with nitrogen doping at a
         concentration of 1+10.sup.12 atoms/cm.sup.3 and carbon doping at a
         concentration of 0.1+10.sup.16-5+10.sup.16 atoms/cm.sup.3
         and/or boron doping at a concentration of
         1+10.sup.17 atoms/cm.sup.3 or more. The silicon wafer is produced by slicing from the silicon single
         crystal, and an epitaxial layer is grown on a surface of the silicon wafer to produce the epitaxial wafer
         . The present invention provides an epitaxial wafer for a large-scale
         integrated device having no defects in a device-active region and having
         an excellent gettering effect without performance of an
         extrinsic or intrinsic gettering treatment, which is a factor
         for increasing the number of production steps and production costs.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

2004:277374 USPATFULL

AN

```
ΤI
       Method of making an epitaxial wafer
       Asayama, Eiichi, Sagatshi, JAPAN
IN
       Horai, Masataka, Ogi-dun, JAPAN
       Murakami, Hiroki, Ogi-gun, JAPAN
       Kubo, Takayuki, Nishinomiya-shi, JAPAN
PΙ
       US 2004216659
                          A1
                               20041104
                               20040519 (10)
AΤ
       US 2004-848124
                          A1
       Division of Ser. No. US\2003-384534, filed on 11 Mar 2003, PENDING
RLI
       Continuation of Ser. No. US 2002-55339, filed on 25 Jan 2002, ABANDONED
       Continuation of Ser. No.\US 1999-362216, filed on 28 Jul 1999, ABANDONED
DT
       Utility
       APPLICATION
FS
       CLARK & BRODY, 1750 K STREET NW, SUITE 600, WASHINGTON, DC, 20006
LREP
       Number of Claims: 4
CLMN ·
ECL
       Exemplary Claim: CLM-01-20
DRWN
       8 Drawing Page(s)
LN.CNT 797
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 4 OF 15 USPATFULT on STN
AΒ
       There are provided silicon single crystal, silicon
       wafer, and epitaxial wafer having a sufficient
       gettering effect suitable for a large-scale integrated device.
       The silicon single crystal which is suitable for an epitaxial
       wafer is grown with nitrogen doping at a concentration of
       1+10.sup.13 atoms/cm.sup. 3 or more, or with nitrogen doping at a
       concentration of 1+10.sup.12 atoms/cm.sup.3 and carbon doping at a
       concentration of 0.1+10.sup.16-5+10.sup.16 atoms/cm.sup.3
       and/or boron doping at a concentration of
       1+10.sup.17 atoms/cm.sup.3 or more. The silicon
       wafer is produced by slicing from the silicon single
       crystal, and an epitaxial layer is grown on a surface of the
       silicon wafer to produce the epitaxial wafer
       . The present invention provides an epitaxial wafer for a large-scale
       integrated device having no defects in a device-active region and having
       an excellent gettering effect without performance of an
       extrinsic or intrinsic gettering treatment, which is a factor
       for increasing the number of production steps and production costs.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:250746 USPATFULL
AN
       Silicon single crystal, silicon wafer, and
TΤ
       epitaxial wafer
       Asayama, Eiichi, Saga-shi, JAPAN
IN
       Horai, Masataka, Ogi-gun, JAPAN
       Murakami, Hiroki, Ogi-gun, JAPAN
       Kubo, Takayuki, Nishinomiya-shi, JAPAN
       SUMITOMO METAL INDUSTRIES, LTD., Osaka-shi, JAPAN (non-U.S. corporation)
PA
                               20030918
PΙ
       US 2003175532
                          A1
                          B2
       US 6878451
                               20050412
                                         (10)
                               20030311
       US 2003-384534
ΑI
                          Α1
       Continuation of Ser. No. US 2002-35339, filed on 25 Jan 2002, ABANDONED
RLI
       Continuation of Ser. No. US 1999-362216, filed on 28 Jul 1999, ABANDONED
DT
       Utility
FS
       APPLICATION
       ARMSTRONG, WESTERMAN & HATTORI, LLP, \1725 K STREET, NW, SUITE 1000,
LREP
       WASHINGTON, DC, 20006
       Number of Claims: 20
CLMN
ECL
       Exemplary Claim: 1
DRWN
       8 Drawing Page(s)
LN.CNT 855
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 5 OF 15 USPATFULL on S
```

According to the present invention, there is disclosed a silicon AB single crystal wafer grown according to the CZ method which is a wafer having a diameter of 200 mm or more produced from a single crystal grown at a growth rate of 0.5 mm/min or more without doping except for a dopant for controlling resistance, wherein neither an octahedral void defect due to vacancies nor a dislocation cluster due to interstitial silicons exists as a grown-in defect, and a method for producing it. There can be provided a high quality silicon single crystal wafer having a large diameter wherein a silicon single crystal in which both of octahedral void defects and dislocation clusters which are growth defects are substantially eliminated is grown at higher rate compared with the conventional method by the usual CZ method, and furthermore by controlling a concentrations of interstitial oxygen in the crystal to be low, a precipitation amount is lowered and ununiformity of BMD in a plane of the wafer is improved, and provided a method for producing it. CAS INDEXING IS AVAILABLE FOR THIS PATENT.

```
2003:156882 USPATFULL
ΑN
        Silicon single crystal wafer and method for
TΙ
        manufacturing the same
        Fusegawa, Izumi, Nishishirakawa-gun Fukushima, JAPAN
IN
        Kitagawa, Koji, Nishishirakawa-gun Fukushima, JAPAN
        Hoshi, Ryoji, Nishishirakawa-gun Fukushima, JAPAN
        Sakurada, Masahiro, Nishishirakawa-gun Fukushima, JAPAN
        Ohta, Tomohiko, Nishishirakawa-gun Fukushima, JAPAN US 2003106484 A1 20030612
PΙ
                                      20050117
                                В2
        US 6893499
                                      20021226 (10)
        US 2002-312921
                               Α1
ΑI
                                      20010628
        WO 2001-JP5565
                                 20000630
        JP 2000-199226
PRAI
DT
        Utility
FS
        APPLICATION
        HOGAN & HARTSON L.L.P., 500 S. GRAND AVENUE, SUITE 1900, LOS ANGELES,
LREP
        CA, 90071-2611
CLMN
        Number of Claims: 7
ECL
        Exemplary Claim: 1
         3 Drawing Page(s)
DRWN
LN.CNT 963
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 6 OF 15 USPATFULL on STN
        The present invention is directed to a process for producing a silicon
AΒ
         on insulator (SOI) structure having intrinsic gettering,
        wherein a silicon substrate is subjected to an ideal
        precipitating wafer heat treatment which enables the substrate, during the heat treatment cycles of essentially any
        arbitrary electronic device manufacturing process to form an ideal, non-uniform depth distribution of exygen precipitates, and wherein a dielectric layer is formed beneath the surface of the wafer by implanting oxygen or nitrogen ions, or molecular oxygen, beneath the
         surface and annealing the wafer. Additionally, the
        silicon wafer may initially include an epitaxial layer, or an epitaxial layer may be deposited on the substrate during
         the process of the present invention
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
         2003:10739 USPATFULL
ΑN
         Process for producing silicon on insulator structure having intrinsic
TТ
         gettering by ion implantation
         Falster, Robert J., London, UNITED KINGDOM
IN
         Libbert, Jeffrey L., O' Fallon, MO, UNITED STATES
         MEMC Electronic Materials, Inc. (non-U\S. corporation)
PA
        US 2003008435
                                A1
                                      20030109
PΙ
```

```
US 6930375
                          B2
                                20050816
       US 2002-177444
                               20020 621 (10)
AΤ
                          A1
PRAI
       US 2001-300208P
                           20010622
                                     (60)
       US 2001-337623P
                           20011205
DТ
       Utility
FS
       APPLICATION
       SENNIGER POWERS LEAVITT AND ROEDEL, ONE METROPOLITAN SQUARE, 16TH FLOOR,
LREP
       ST LOUIS, MO, 63102
CLMN
       Number of Claims: 76
ECL
       Exemplary Claim: 1
DRWN
       12 Drawing Page(s)
LN.CNT 2242
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 7 OF 15 USPATFULL on STN
AΒ
       There are provided silicon single crystal, silicon
       wafer, and epitaxial wafer having a sufficient
       gettering effect suitable for a large-scale integrated device.
       The silicon single crystal which is suitable for an epitaxial
       wafer is grown with nitrogen doping at a concentration of
       1+10.sup.13 atoms/cm.sup.3 or more, or with nitrogen doping at a
       concentration of 1+1012 atoms/cm.sup.3 and carbon doping at a
       concentration of 0.1+10.sup.16-5+10.sup.16 atoms/cm.sup.3
       and/or boron doping at a concentration of
       1+10.sup.17 atoms/cm.sup.3 or more. The silicon
       wafer is produced by slicing from the silicon single
       crystral, and an epitaxial layer is grown on a surface of the
       sili/coh wafer to produce the epitaxial wafer
        The present invention provides an epitaxial wafer for a large-scale
       integrated device having no defects in a device-active region and having
       an excellent gettering effect without performance of an
       extrinsic or intrinsic gettering treatment, which is a factor
       for increasing the number of production steps and production costs.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2002:258602 USPATFULL
ΑN
       Silicon single crystal, silicon wafer, and
TΙ
       epitaxial wafer
       Asayama, Eiichi, Saga-shi, JAPAN
IN
       Horai, Masataka, Ogi-gun, JAPAN
       Murakami, Hiroki, Ogi-gun, JAPAN
       Kubo, Takayuki, Nishinomiya-shi, JAPAN
       Umeno, Shigeru, Sasebo-shi, JAPAN
       Sadamitsu, Shinsuke, Saga-shi, JAPAN
       Koike, Yasuo, Kashima-shi, JAPAN
       Sueoka, Kouji, Amagasaki-shi, JAPAN
       Katahama, Hisashi, Kishima-gun, JAPAN
PA
       SUMITOMO METAL INDUSTRIES, LTD. (non-U.S. corporation)
PΙ
       US 2002142171
                          Α1
                                20021003
                          В2
       US 6641888
                                20031104
                                20020125 (10)
       US 2002-55340
AΙ
                          Α1
       Division of Ser. No. US 1999-362216, filed on 28 Jul 1999, ABANDONED
RLI
DT
       Utility
       APPLICATION
FS
       ARMSTRONG, WESTERMAN & HATTORI, LLP, 1725 K STREET, NW., SUITE 1000,
LREP
       WASHINGTON, DC, 20006
CLMN
       Number of Claims: 20
       Exemplary Claim: 1
ECL
DRWN
       8 Drawing Page(s)
LN.CNT 843
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
     ANSWER 8 OF 15 USPATFULL OF STN
L21
       There are provided silicon single crystal, silicon
AB
```

wafer, and epitaxial wafer having a sufficient gettering effect suitable for a large-scale integrated device. The silicon single crystal which is suitable for an epitaxial wafer is grown with nitrogen doping at a concentration of 1+10.sup.13 atoms/cm.sup.3 or more, or with nitrogen doping at a concentration of 1+10.sup.12 atoms/cm.sup.3 and carbon doping at a concentration of 0.1+10.sup.16-5+10.sup.16 atoms/cm.sup.3 and/or boron doping at a concentration of 1+10.sup.17 atoms/cm.sup.3 or more. The silicon wafer is produced by slicing from the silicon single crystal, and an epitaxial layer is grown on a surface of the silicon wafer to produce the epitaxial wafer . The present invention provides an epitaxial wafer for a large-scale integrated device having no defects in a device-active region and having an excellent gettering effect without performance of an extrinsic or intrinsic gettering treatment, which is a factor for increasing the number of production steps and production costs.

CAS INDEXING IS AVAILABLE FOR THIS PATENT. ΑN 2002:258601 USPATFULL TΤ Silicon single crystal, silicon wafer, and epitaxial wafer Asayama, Eiichi, Saga-shi, JAPAN IN Horai, Masataka, Ogi-gun, JAPAN Murakami, Hiroki, Ogi-gun, JAPAN Kubo, Takayuki, Nishinomiya-shi, JAPAN Umeno, Shigeru, Sasebo-shi, JAPAN Sadamitsu, Shinsuke, Saga-shi, JAPAN Koike, Yasuo, Kashima-shi, JAPAN Sueoka, Kouji, Amagasaki-shi, JAPAN Katahama, Hisashi, Kishima-gun, JAPAN PΑ SUMITOMO METAL INDUSTRIES, LTD. (non-U.S. corporation) 20021003 PΤ US 2002142170 Α1 20020125 (10) ΑI US 2002-55339 A1 Continuation of Ser. No. US 1999-362216, filed on 28 Jul 1999, ABANDONED RLI DΤ Utility FS APPLICATION ARMSTRONG, WESTERMAN & HATTORI, LLP, 1725 K STREET, NW., SUITE 1000, LREP WASHINGTON, DC, 20006 Number of Claims: 20 CLMN Exemplary Claim: 1 ECL DRWN 8 Drawing Page(s) LN.CNT 854 CAS INDEXING IS AVAILABLE FOR THIS PATENT. L21 ANSWER 9 OF 15 USPATFULL on STN A silicon wafer characterized in that the laser AB scattering tomography defect occurrence region accounts for at least 80% of the wafer surface area and that the laser scattering tomography defects have a mean size of ϕ ot more than 0.1 μ m, with the density of those defects which exceed $0\sqrt{1}$ µm in size being not more than 1+10.sup.5 cm.sup.-3, and wafters derived from this wafer as the raw material by heat treatmen t for oxide precipitate formation, by heat treatment for denuded layer formation or by epitaxia layer formation on the surface are useful as semiconductor materials. In producing this wafer, a single crystal is pulled up under pullang conditions such that while the temperature of the central porti \triangleright n of the single crystal being pulled up from the melt is within the range from the melting point to 1,370° C., the temperature gradie t G.sub.c in the central portion in the single crystal pulling axis direction is not less than 2.8° C./mm and the ratio G.sub.c/G\sub.e, where G.sub.e is the temperature gradient in the peripheral portion in the pulling axis direction, is not less than 1. By doing so, silicon

```
uniform and sufficient formation of BMDs can be obtained.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
ΑN
       2002:156842 USPATFULL
ΤI
       Silicon wafer and epitaxial silicon
       wafer utilizing same
       Murakami, Hiroki, Saga, JAHAN
TN
       Egashira, Kazuyuki, Saga, JAPAN
       Sumitomo Metal Industries, Ltd., Osaka-shi, JAPAN (non-U.S. corporation)
PΑ
                                20020627
       US 2002081440
                          A1
PΙ
       US 6569535
                                20030527
                           В2
                                2001 1218 (10)
       US 2001-17295
                          Α1
AΤ
                           20001220
       JP 2000-387045
PRAI
DT
      Utility
       APPLICATION
FS
       ARMSTRONG, WESTERMAN & HATTORI, LLP, 1725 K STREET, NW., SUITE 1000,
LREP
       WASHINGTON, DC, 20006
CLMN
       Number of Claims: 18
ECL
       Exemplary Claim: 1
DRWN
       9 Drawing Page(s)
LN.CNT 972
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 10 OF 15 USPAT2 on STN
       The present invention is directed to a process for producing a silicon
AΒ
       on insulator (SOI) structure having intrinsic gettering,
       wherein a silicon substrate is subjected to an ideal
       precipitating wafer heat treatment which enables the
       substrate, during the heat treatment cycles of essentially any arbitrary electronic device manufacturing process to form an ideal,
       non-uniform depth distribution of oxygen precipitates, and wherein a
       dielectric layer is formed beneath the surface of the wafer by
       implanting oxygen or nitrogen ions, or molecular oxygen, beneath the
       surface and annealing the water. Additionally, the
       silicon wafer may initially include an epitaxial
       layer, or an epitaxial layer may be deposited on the substrate during
       the process of the present invention.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2005:293125 USPAT2
AN
       Process for producing silicon on insulator structure having intrinsic
TТ
       gettering by ion implantation
       Falster, Robert J., London, UNITED KINGDOM
TN
       Libbert, Jeffrey L., O'Fallon, MO, UNITED STATES
       MEMC Electronic Materials, Ind., St. Peters, MO, UNITED STATES (U.S.
PA
       corporation)
                           В2
                                20060704
PΤ
       US 7071080
                                200507d5 (11)
       US 2005-174908
AΙ
       Division of Ser. No. US 2002-177444, filed on 21 Jun 2002, Pat. No. US
RLI
       6930375
                            20011205 (64)
       US 2001-337623P
PRAI
       US 2001-300208P
                            20010622 (601)
DT
       Utility
       GRANTED
FS
       Primary Examiner: Mai, Anh D.; Asistant Examiner: Trinh, (Vikki) Hoa B.
EXNAM
       Senniger Powers
LREP
       Number of Claims: 42
CLMN
ECL
       Exemplary Claim: 1
       14 Drawing Figure(s); 12 Drawing Page(s)
DRWN
LN.CNT 2108
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
```

L21 ANSWER 11 OF 15 USPAT2 on STN

wafers very low in surface defect density and allowing the

```
There are provided silicon single crystal, silicon
AB
       wafer, and epitaxial wafer having a sufficient
       gettering effect suitable for a Aarge-scale integrated device.
       The silicon single crystal which \( \) s suitable for an epitaxial
       wafer is grown with nitrogen doping at a concentration of
       1+10.sup.13 atoms/cm.sup.3 or more or with nitrogen doping at a
       concentration of 1+10.sup.12 atoms/cm.sup.3 and carbon doping at a
       concentration of 0.1+10.sup.16-5+10.sup.16 atoms/cm.sup.3
       and/or boron doping at a concentration of
       1+10.sup.17 atoms/cm.sup.3 or more. \ The silicon
       wafer is produced by slicing from the silicon single
       crystal, and an epitaxial layer is grown on a surface of the
       silicon wafer to produce the epitaxial wafer
       . The present invention provides an epitaxial wafer for a large-scale
       integrated device having no defects in a device-active region and having
       an excellent gettering effect without performance of an
       extrinsic or intrinsic gettering treatment, which is a factor
       for increasing the number of production steps and production costs.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:250746 USPAT2
AN
ΤI
       Silicon single crystal, silicon wafer, and
       epitaxial wafer
       Asayama, Eiichi, Saga, JAPAN
IN
       Horai, Masataka, Saga, JAPAN
       Murakami, Hiroki, Saga, JAPAN
       Kubo, Takayuki, Nishinomiya, JAPAN
       Sumitomo Mitsubishi Silicon Corporation, Tokyo, JAPAN (non-U.S.
PΑ
       corporation)
                                20050412
ΡI
       US 6878451
                           B2
                                20030311 (10)
       US 2003-384534
ΑI
       Continuation of Ser. No. US 2002-55339, filed on 25 Jan 2002, ABANDONED
RLI
       Continuation of Ser. No. US 1999-362216, filed on 28 Jul 1999, ABANDONED
DT
       Utility
FS
       GRANTED
       Primary Examiner: Stein, Stephen
EXNAM
LREP
       Clark & Brody
       Number of Claims: 3
CLMN
ECL
       Exemplary Claim: 2
       8 Drawing Figure(s); 8 Drawing Page(s)
DRWN
LN.CNT 797
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 12 OF 15 USPAT2 on STN
       According to the present invention, there is disclosed a silicon
AΒ
       single crystal wafer grown according to the CZ method which is a wafer having a diameter of 200 mm or more produced from a single
       crystal grown at a growth rate of 0.5 mm/min or more without doping
       except for a dopant for controlling resistance, wherein neither an
       octahedral void defect due to vacancies \hbaror a dislocation cluster due to
       interstitial silicons exists as a grown-in defect, and a method for
       producing it. There can be provided a high quality silicon
       single crystal wafer having a large diameter wherein a
       silicon single crystal in which both of octahedral void defects
       and dislocation clusters which are growth defects are substantially
       eliminated is grown at higher rate compared with the conventional method
       by the usual CZ method, and furthermore by dontrolling a concentrations
       of interstitial oxygen in the crystal to be \text{tow, a precipitation amount
       is lowered and ununiformity of BMD in a plane of the wafer is improved,
       and provided a method for producing it.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
       2003:156882 USPAT2
AN
```

Silicon single crystal wafer and method for

ΤI

```
manufacturing the same
IN
       Fusegawa, Izumi, Fukushima, JAPAN
       Kitagawa, Koji, Fukushima, JAPAN
       Hoshi, Ryoji, Fukushima, JAPAN
       Sakurada, Masahiro, Fukushima, JAPAN
       Ohta, Tomohiko, Fukushina, JAPAN
       Shin-Etsu Handotai Co., Ltd., Tokyo, JAPAN (non-U.S. corporation) US 6893499 B2 20050517
PA
PΙ
       WO 2002002852 20020110
       US 2002-312921
                                20010628 (10)
AΙ
       WO 2001-JP5565
                                20010628
                                20021226 PCT 371 date
       JP 2000-199226
                            200001630
PRAI
DT
       Utility
       GRANTED
FS
       Primary Examiner: Hiteshew, Felisa
EXNAM
       Hogan & Hartson, LLP
LREP
CLMN
       Number of Claims: 11
ECL
       Exemplary Claim: 1
       6 Drawing Figure(s); 3 Drawling Page(s)
DRWN
LN.CNT 983
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
L21 ANSWER 13 OF 15 USPAT2 of STN
AB
       The present invention is directed to a process for producing a silicon
       on insulator (SOI) structure having intrinsic gettering,
       wherein a silicon substitate is subjected to an ideal
       precipitating wafer head treatment which enables the
       substrate, during the heat treatment cycles of essentially any
       arbitrary electronic device manufacturing process to form an ideal,
       non-uniform depth distribution of oxygen precipitates, and wherein a
       dielectric layer is formed beneath the surface of the wafer by
       implanting oxygen or nitrogen ions, or molecular oxygen, beneath the
       surface and annealing the wafer. Additionally, the
       silicon wafer may initially include an epitaxial
       layer, or an epitaxial layer may be deposited on the substrate during
       the process of the present invention.
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
ΑN
       2003:10739 USPAT2
ΤI
       Silicon on insulator structure having an epitaxial layer and intrinsic
       gettering
IN
       Falster, Robert J., London, UNITED KINGDOM
       Libbert, Jeffrey L., O'Fallon, MO, UNITED STATES
       MEMC Electronic Materials, Inc., St. Peters, MO, UNITED STATES (U.S.
PA
       corporation)
PΙ
       US 6930375
                                20050816
                          B2
                                200/20621 (10)
AΙ
       US 2002-177444
PRAI
       US 2001-337623P
                           2001120$ (60)
       US 2001-300208P
                           20010622 (60)
DT
       Utility
FS
       GRANTED
       Primary Examiner: Weiss, Howard; Assistant Examiner: Trinh, (Vikki) Hoa
EXNAM
LREP
       Senniger Powers
CLMN
       Number of Claims: 34
ECL
       Exemplary Claim: 1
DRWN
       14 Drawing Figure(s); 12 Drawing Page(s)
LN.CNT 2005
CAS INDEXING IS AVAILABLE FOR THIS PATERY.
     ANSWER 14 OF 15 USPAT2 on STN
AΒ
       There are provided silicon single crystal, silicon
       wafer, and epitaxial wafer having a sufficient
```

1+10.sup.13 atoms/cm.sup.3 of more, or with nitrogen doping at a concentration of 1+10.sup.12 atoms/cm.sup.3 and carbon doping at a concentration of 0.1+10.sup.1\$-5+10.sup.16 atoms/cm.sup.3 and/or boron doping at a concentration of 1+10.sup.17 atoms/cm.sup.3 or more. The silicon wafer is produced by slicing from the silicon single crystal, and an epitaxial layer is grown on a surface of the silicon wafer to produce the epitaxial wafer . The present invention provides an epitaxial wafer for a large-scale integrated device having no defects in a device-active region and having an excellent gettering effect without performance of an extrinsic or intrinsic gettering treatment. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2002:258602 USPAT2 Silicon single crystal, silicon wafer, and epitaxial wafer. Asayama, Eiichi, Saga, JAPAN Horai, Masataka, Saga, JAPAN Umeno, Shigeru, Sasebo, JAPAN Sadamitsu, Shinsuke, Saga, JAPAN Koike, Yasuo, Kashima, JAPAN Sueoka, Kouji, Amagasaki, JAPAN Katahama, Hisashi, Saga, JAPAN Sumitomo Mitsubishi Silicon Corporation, Tokyo, JAPAN (non-U.S. corporation) US 6641888 20031104 В2 US 2002-55340 20020125 (10) Division of Ser. No. US 1999-362216, filed on 28 Jul 1999, now abandoned 19990326 JP 1999-83424 Utility GRANTED Primary Examiner: Jones, Deborah; Assistant Examiner: Stein, Stephen EXNAM Armstrong, Westerman & Hattori, LLP Number of Claims: 12 Exemplary Claim: 9 8 Drawing Figure(s); 8 Drawing Page(s) LN.CNT 798 CAS INDEXING IS AVAILABLE FOR THIS PATENT. L21 ANSWER 15 OF 15 USPAT2 on STN A silicon wafer characterized in that the laser scattering tomography defect occurrence region accounts for at least 80% of the wafer surface area and that the laser scattering tomography defects have a mean size of not more than 0.1 µm, with the density of those defects which exceed 0.1 μm in $s_1^{\lambda}ze$ being not more than 1+10.sup.5 cm.sup.-3, and wafers derived from this wafer as the raw material by heat treatment for oxide precipitate formation, by heat treatment for denuded layer formation or by epitaxial layer formation on the surface are useful as semiconductor materials. CAS INDEXING IS AVAILABLE FOR THIS PATENT. 2002:156842 USPAT2 Silicon wafer and epitaxial silicon wafer utilizing same Murakami, Hiroki, Saga, JAPAN Egashira, Kazuyuki, Saga, JAPAN

Sumitomo Metal Industries, Ltd., Osaka, JAPAN (non-U.S. corporation)

20030527 20011218 (10)

B2

gettering effect suitable for a large-scale integrated device. The silicon single crystal which is suitable for an epitaxial wafer is grown with nitrogen doping at a concentration of

AN

TΙ

IN

PΑ

PΙ

ΑI

DT

FS

RLI

PRAI

LREP

CLMN

DRWN

ECL

AΒ

AN

ΤI

ΙN

PA

PΙ

ΑI

US 6569535

US 2001-17295

```
PRAI
       JP 2000-387045
DT
       Utility
FS
       GRANTED
      Primary Examiner: Jones, Deborah; Assistant Examiner: Stein, Stephan
EXNAM
       Armstrong, Westerman & Hattori, LLP
LREP
       Number of Claims: 18
CLMN
       Exemplary Claim: 17
ECL
       11 Drawing Figure(s); 9 Drawing Page(s)
DRWN
LN.CNT 956
CAS INDEXING IS AVAILABLE FOR THIS PATENT.
=>
```

PALM INTRANET

Day : Monday Date: 7/24/2006

Time: 06:42:47

Inventor Name Search Result

Your Search was:

Last Name = TAKENO First Name = HIROSHI

Application#	Patent#	Status	Date Filed	Title	Inventor Name	
08089522	5377266	150	07/21/1993	SCRAMBLE APPARATUS AND DESCRAMBLE APPARATUS	TAKENO, HIROSHI	
08310754	5636279	150	09/23/1994	SCRAMBLE APPARATUS AND DESCRAMBLE APPARATUS	TAKENO, HIROSHI	
08358597	<u>5604499</u>	250		VARIABLE-LENGTH DECODING APPARATUS	TAKENO, HIROSHI	
08364095	5568140	150	12/27/1994	HEADER DETECTOR AND ASSOCIATED DECODING APPARATUS	TAKENO, HIROSHI	
08379900	5625355	150	01/27/1995	APPARATUS AND METHOD FOR DECODING VARIABLE- LENGTH CODE	TAKENO, HIROSHI	
08524453	5598452	250	09/06/1995	METHOD OF EVALUATING A SILICON SINGLE CRYSTAL	TAKENO, HIROSHI	
09188468	6206961	150		METHOD OF DETERMINING OXYGEN PRECIPITATION BEHAVIOR IN A SILICON MONOCRYSTAL, METHOD OF DETERMINING A PROCESS FOR PRODUCING SILICON MONOCRYSTALLINE WAFERS, AND RECORDING MEDIUM CARRYING A PROGRAM FOR DETERMINING OXYGEN PRECIPITATION BEHAVIIOR IN A SILICON MONOCRYSTAL	TAKENO, HIROSHI	
09321567	6277715	250		PRODUCTION METHOD FOR SILICON EPITAXIAL WAFER		

	09345098	6143071	150	06/30/1999	METHOD FOR HEAT TREATMENT OF SILICON SUBSTRATE, SUBSTRATE TREATED BY THE METHOD, AND EPITAXIAL WAFER UTILIZING THE SUBSTRATE	TAKENO, HIROSHI
	09529661	6478883	150	04/18/2000	SILICON SINGLE CRYSTAL WAFER, EPITAXIAL SILICON WAFER, AND METHODS FOR PRODUCING THEM	TAKENO, HIROSHI
	09648180	6264906	150	08/25/2000	Method for heat treatment of silicon substrate, substrate treated by the method, and epitaxial wafer utilizing the substrate	TAKENO, HIROSHI
	09830386	6544332	150	04/26/2001	METHOD FOR MANUFACTURING SILICON SINGLE CRYSTAL, SILICON SINGLE CRYSTAL MANUFACTURED BY THE METHOD, AND SILICON WAFER	TAKENO, HIROSHI
	09869932	6544490	150	07/09/2001	SILICON WAFER AND PRODUCTION METHOD THEREOF AND EVALUATION METHOD FOR SILICON WAFER	TAKENO, HIROSHI
-	09926202	Not Issued	135		Method for producing silicon epitaxial wafer	TAKENO, HIROSHI
	10019298	6544899	150	01/04/2002	PROCESS FOR MANUFACTURING SILICON EPITAXIAL WAFER	TAKENO, HIROSHI
	1 10380975	6858094	150	03/20/2003	SILICON WAFER AND SILICON EPITAXIAL WAFER AND PRODUCTION METHODS THEREFOR	TAKENO, HIROSHI
	10482099	Not Issued	71	12/24/2003	Method of producing annealed wafer and annealed wafer	TAKENO, HIROSHI
	10482843	7033962	150	01/06/2004	METHODS FOR MANUFACTURING SILICON WAFER AND SILICONE EPITAXIAL WAFER, AND SILICON EPITAXIAL WAFER	TAKENO, HIROSHI

	\				
10501672	Not Issued	39	07/16/2004 plicants	Silicon epitaxial wafer and its	TAKENO, HIROSHI
10530557	Not Issued	20	04/07/2005	Annealed wafer and method for manufacturing the same	TAKENO, HIROSHI
11339672	Not Issued	25	01/26/2006	Methods for manufacturing silicon wafer and silicon epitaxial wafer, and silicon epitaxial wafer	TAKENO, HIROSHI
08982408	6101191	150	12/02/1997	NETWORK CONNECTION CIRCUIT	TAKENOSHITA, HIROSHI
09959730	6448500	150	1	BALANCED TRANSMISSION SHIELDED CABLE	TAKENOSHITA, HIROSHI
08760214	Not Issued	161	12/04/1996	POLYPROPYLENE RESIN COMPOSITION	TAKENOUCHI, HIROSHI
09109936	Not Issued	161	07/02/1998	POLYPROPYLENE RESIN COMPOSITION HAVING IMPROVED IMPACT STRENGTH AND RIGIDITY	TAKENOUCHI, HIROSHI
09963529	6586531	150	09/27/2001	POLYOLEFIN MASTERBATCH AND COMPOSITION SUITABLE FOR INJECTION MOLDING	TAKENOUCHI, HIROSHI
10506950	Not Issued	71	09/08/2004	Polyolefin masterbatch for preparing impact-resistant polyolefin articles	TAKENOUCHI, HIROSHI
11138943	Not Issued	41	05/25/2005	Heater for heating a wafer and method for fabricating the same	TAKENOUCHI, HIROSHI
60237364	Not Issued	159	10/04/2000	Polyolefin masterbatch and composition suitable for injection molding	TAKENOUCHI, HIROSHI

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another: Inventor	Takeno	Hiroshi	Search,

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page